...CCE220-Section B: Digital Systems Mr. Michel Owayjan (Beirut) AMERICAN UNIVERSITY OF SCIENCE & TECHNOLOGY FACULTY OF ENGINEERING DEPARTMENT OF COMPUTER AND COMMUNICATIONS ENGINEERING CCE 220: Digital Systems Spring Term 2013-2014 INSTRUCTOR CLASS HOURS Mr. Michel Owayjan MWF Room: 3:00 pm - 3:50 pm 404, Block B OFFICE HOURS M-W-F 2:00 pm - 3:00 pm T-TH 12:00 am - 1:00 pm Otherwise by appointment Room: 805, Block A COURSE OBJECTIVES This is a sophomore-level course which addresses the fundamentals of digital systems needed to develop the ability of the student in understanding the concepts related to this area of engineering. The objective is to train the students on the various tools used to solve problems related to the design of digital systems. These include: i) binary number system; ii) conversion between number systems; iii) Boolean algebra; iv) logic gates; v) Karnaugh maps; vi) combinational and sequential logic; vii) SSI and MSI design; viii) flip-flops; ix) counters; x) registers; xi) memories; and, xii) state machines. The problem solving and experimental skills of the student in the above areas are enhanced by a co-requisite Laboratory Course held on a weekly basis. COURSE PREREQUISITES CSI 201: Introduction to Computing PREREQUISITES BY TOPICS The student should have the general background in computers and algebra. COURSE CREDITS 3 Credit Hours INSTRUCTION TECHNIQUE Lectures will be used predominantly. These will be supported by problem sets...
Words: 1685 - Pages: 7
...Advanced Digital Design (3 units) Course Objective: This course is designed to teach students advanced topics in digital design, from high level system description down to ASIC implementation. The course begins with a review of the digital design flow and fundamentals of digital design and then moves towards the system level design of digital systems. The design at the system level is done using Verilog hard-ware description language. The students will experience HDL description of digital systems, synthesis, and optimization to gatelevel. The main objectives of the course is To prepare the student to be an entry-level industrial standard cell ASIC or FPGA designer. To give the student an understanding of issues and tools related to ASIC/FPGA design and implementation including timing, performance and power optimization, verification and manufacturing test. Specific Learning Outcomes: Students completing the course successfully will explain a modern digital design flow describe a digital system in Verilog HDL perform design optimization and synthesis to gate-level use model EDA (Electronic Design Automation) tools for simulation, verification, and synthesis of digital design perform post-synthesis design validation implement complex digital systems from high-level HDL description down to ASIC implementation Prerequisites: For undergrads, grade of C- or better in ENGR 356 or equivalent Basic knowledge of digital design, including combinational logic gates...
Words: 1199 - Pages: 5
...JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M. TECH (REAL TIME SYSTEMS) COURSE STRUCTURE AND SYLLABUS I YEAR I SEMESTER Code Group Subject L P Credits Advanced Computer Architecture 3 0 3 Advanced Micro Controllers 3 0 3 Fundamentals of Real Time Systems 3 0 3 Design & Development of Real Time Systems 3 0 3 Elective -I Digital Control Systems Distributed Operating Systems Cloud Computing 3 0 3 Elective -II Digital Systems Design Fault Tolerant Systems Advanced Computer Networks 3 0 3 Lab Micro Processors and Programming Languages Lab 0 3 2 Seminar - - 2 Total Credits (6 Theory + 1 Lab.) 22 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD MASTER OF TECHNOLOGY (REAL TIME SYSTEMS) I SEMESTER ADVANCED COMPUTER ARCHITECTURE UNIT I Concept of instruction format and instruction set of a computer, types of operands and operations; addressing modes; processor organization, register organization and stack organization; instruction cycle; basic details of Pentium processor and power PC processor, RISC and CISC instruction set. UNIT II Memory devices; Semiconductor and ferrite core memory, main memory, cache memory, associative memory organization; concept of virtual memory; memory organization and mapping; partitioning, demand paging, segmentation; magnetic disk organization, introduction to magnetic tape and CDROM. UNIT III IO Devices, Programmed IO, interrupt driver IO, DMA IO modules, IO addressing; IO channel...
Words: 3183 - Pages: 13
...FULLCHIPDESIGN Digital-logic Design... Dream for many students… start learning front-end… Chip Designing for ASIC/ FPGA Design engineers and Students Legal Disclaimer @TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing Send 124 people recommend this. Recommend Computer Organization. Memory Organization. Cache Organization. Interrupt controller. Search Binary subtraction Discussion proof of binary subt Search Binary numbers addition is straight forward process while binary subtractions involve three fundamentals. VHDL Test Benches Generate VHDL models from timing diagrams or logic analyzer data. www.syncad.com Binary Numbers 1s_complement 2s_complement Binary Subtraction Binary Sub. Ex's Sign_magnitude SignM EX Gray Coding BCD coding Digital gates NAND NOR & XNOR Theorems Boolean Functions BFunc Examples Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example K-map Ex's KMap minimization Binary Subtraction: Suppose, M is Minuend and N is subtrahend Then, M – N can be done based on following three steps: Step 1: Take 2’s complement of N and add it to M. M – N = M + (2^n – N) Step 2: If M is greater than or equal to N then end carry is discarded from the result M –N = M + (2^n – N) – 2^n Step 3: If M is less than N then take 2’s complement of the result and append negative ‘-‘ sign in front M-N = (-) [2^n – (M + (2^n -1))] Example 1 : Perform binary subtraction of two...
Words: 667 - Pages: 3
...average energy of one pixel is 584.27pJ without the proposed prediction algorithm, and is 463.13pJ with that, decreased by 26.13%. With the algorithm, the energy is consumed by seven operations/blocks: DAC switching, DAC reset, the analog part of the prediction judgement, the digital part of the prediction judgement, SAR control logic, comparator and memory. Without the algorithm, the energy is consumed by seven operations/blocks: DAC switching, DAC reset, SAR control logic, comparator and memory. It can be seen that without memory, every part consume less power. Moreover, in the prototype chip, all the circuits are powered by 3.3V supply, so the digital components used a large portion of energy in both the two cases. If fabricated by an advanced...
Words: 618 - Pages: 3
...Member, IEEE Abstract—This paper describes an ultra-low power SAR ADC for medical implant devices. To achieve the nano-watt range power consumption, an ultra-low power design strategy has been utilized, imposing maximum simplicity on the ADC architecture, low transistor count and matched capacitive DAC with a switching scheme which results in full-range sampling without switch bootstrapping and extra reset voltage. Furthermore, a dual-supply voltage scheme allows the SAR logic to operate at 0.4 V, reducing the overall power consumption of the ADC by 15% without any loss in performance. The ADC was fabricated in 0.13- m CMOS. In dual-supply mode (1.0 V for analog and 0.4 V for digital), the ADC consumes 53 nW at a sampling rate of 1 kS/s and achieves the ENOB of 9.1 bits. The leakage power constitutes 25% of the 53-nW total power. Index Terms—ADC, analog-to-digital conversion, leakage power consumption, low-power electronics, medical implant devices, successive approximation. I. INTRODUCTION EDICAL implant devices, such as pacemakers and implantable cardiac defibrillators, target increasingly advanced signal acquisition and signal processing systems. Such devices, which are to be implanted in the human body, require extremely low power consumption in order to operate up to 10 years or more [1]. Analog-to-digital converters (ADCs) are among the most critical and power hungry components of medical implant devices for measurements of various electrophysiological signals (DC to a...
Words: 5927 - Pages: 24
...ECE 441 HDL Programming Topic: Analog to Digital Converter using Verilog programming Language By: Kamaalbir Singh (Section: E3901, Roll No: B28) & Jasmeet Singh (Section: E3901, Roll No: B27) Introduction: An analog-to-digital converter (ADC) is a device that converts a continuous physical quantity (usually voltage) to a digital number that represents the quantity's amplitude. The conversion involves quantization of the input, so it necessarily introduces a small amount of error. The inverse operation is performed by a digital-to-analog converter (DAC). Instead of doing a single conversion, an ADC often performs the conversions ("samples" the input) periodically. The result is a sequence of digital values that have converted a continuous-time and continuous-amplitude analog signal to a discrete-time and discrete-amplitude digital signal. Fig 1:Electric Symbol Of an ADC Fig 1:Electric Symbol Of an ADC Design (Using Verilog): * The basic module of the adc will have an input, an output and a clock (clk) as part of the port list. * It will also include some user defined parameters (basically different data types). * The main logic for an adc is to convert an analog input signal into a digital one, so we will design logic for quantization and sampling etc. Applications: * The major applications of an adc include Music Recording and Digital Signal Processing. * Analog to Digital converters are used virtually everywhere where...
Words: 317 - Pages: 2
...Bachelor of Science in Information Technology (BScIT) – Semester 1/ Diploma in Information Technology (DIT) – Semester 1 BT0064 – Digital Logic ------------------------------------------------- Assignment Set – 1 Q1. Convert the following octal numbers to base 10 a. 273 Answer: 187 b. 1021 Answer: 529 Q2. What is a logic gate? Answer: When we deal with logical circuits (as in computers), we not only need to deal with logical functions; we also need some special symbols to denote these functions in a logical diagram. There are three fundamental logical operations, from which all other functions, no matter how complex, can be derived. These functions are named and, or, and not. Each of these has a specific symbol and a clearly-defined behavior, as follows: | | The AND GateThe AND gate implements the AND function. With the gate shown to the left, both inputs must have logic 1 signals applied to them in order for the output to be a logic 1. With either input at logic 0, the output will be held to logic 0.If your browser supports the Javascript functions required for the demonstrations built into this page, you can click the buttons to the left of the AND gate drawing to change their assigned logic values, and the drawing will change to reflect the new input states. Other demonstrations on these pages will work the same way.There is no limit to the number of inputs that may be applied to an AND function, so there is no functional limit to the number...
Words: 1845 - Pages: 8
...1 Design of Logic Circuits 1.1 Basic Revision of Logic Gates In the following chapter, we assume a two input logic gate with inputs A and B. 1.1.1 Simple Gates i. AND Gate The symbol and truth table for an AND gate is shown below: A B A.B 0 0 1 1 0 1 0 1 0 0 0 1 Summary: If inputs A AND B are high then the output is high Abbreviations: often a ‘.’ (dot) is used to signify the AND operator when writing Boolean equations. ii. OR Gate (Sometimes referred to as an Inclusive OR) The symbol and truth table for an OR gate is shown below: A B A+B 0 0 1 1 0 1 0 1 0 1 1 1 Summary: If inputs A OR B are high (or both) then the output is high Abbreviations: often a ‘+’ is used to signify the OR operator when writing Boolean equations. iii. NOT Gate The symbol and truth table for an NOT gate is shown below: A 0 0 1 A 0 1 2 Summary: Output is NOT what the input is. They are also called 'inverters'. Abbreviations: Many. Sometimes a line above the thing that is being notted, sometimes a dash ‘'’ and sometimes an ‘!’ exclamation mark 1.1.2 Complex Gates i. NAND Gate Made by combining an AND gate and a NOT gate. The equivalent circuit is: The symbol and truth table for an NAND gate is shown below: A A .B 0 0 1 1 0 1 0 1 1 1 1 0 A B A+ B 0 0 1 1 ii. B 0 1 0 1 1 0 0 0 NOR...
Words: 4715 - Pages: 19
...Vol 3 Issue 2 March 2013 Impact Factor : 0.2105 ORIGINAL ARTICLE ISSN No : 2230-7850 Monthly Multidisciplinary Research Journal Indian Streams Research Journal Executive Editor Ashok Yakkaldevi Editor-in-chief H.N.Jagtap IMPACT FACTOR : 0.2105 Welcome to ISRJ RNI MAHMUL/2011/38595 ISSN No.2230-7850 Indian Streams Research Journal is a multidisciplinary research journal, published monthly in English, Hindi & Marathi Language. All research papers submitted to the journal will be double - blind peer reviewed referred by members of the editorial Board readers will include investigator in universities, research institutes government and industry with research interest in the general subjects. International Advisory Board Flávio de São Pedro Filho Federal University of Rondonia, Brazil Hasan Baktir Mohammad Hailat English Language and Literature Dept. of Mathmatical Sciences, University of South Carolina Aiken, Aiken SC Department, Kayseri Kamani Perera 29801 Regional Centre For Strategic Studies, Sri Ghayoor Abbas Chotana Lanka Department of Chemistry, Lahore Abdullah Sabbagh University of Management Sciences [ PK Engineering Studies, Sydney Janaki Sinnasamy ] Librarian, University of Malaya [ Anna Maria Constantinovici Catalina Neculai Malaysia ] AL. I. Cuza University, Romania University of Coventry, UK Romona Mihaila Spiru Haret University, Romania Delia Serbescu Spiru Haret University, Bucharest, Romania Anurag Misra DBS College, Kanpur Titus Pop Ecaterina...
Words: 7048 - Pages: 29
...Abstract—This paper describes ihe design of a high-speed low-power I-bit full adder cell. The main design objectives for this adder circuit are low power consumption and higher speed at low supply voltage. Using pseudo-NMOS together with two inverters this adder cell has been designed in 0.18-11CMOS process. Considering transistor chaining, grouping, and signal sequencing in our proposed adder layout which all have noticeable impacts on the circuit performance, shows substantial power saving and speed improvement at no area penalty. Inverters act as drivers. Therefore, each stage will not suffer degradation in its deriving capabilities. This saves power, area, and time. Keywords-component; Full Adder, Low power, High-speed Introduction (Heading 1) To respond to the shifting high-performance digital signal processing (DSP) and central processing unit (CPU) chip to low-power demand high-speed and low-power arithmetic circuits such as adders and multipliers have been required. Adder as a main building block of the arithmetic logic unit (ALU) has been under extensive interest. Addition is also a crucial operation because it involves a carry propagation step. In order to achieve low-power performance for the adder structure with high-speed characteristic, different low-power techniques [I] and high-speed circuit design [2] have been introduced. Also high demand for smaller and more durable portable system has grown. This will add one more factor in design constraints, which is known...
Words: 1130 - Pages: 5
...1. Typical SI Problems.................................................................................................................... 3 14.2.2. Where SI Problems Happen ........................................................................................................ 3 14.2.3. SI In Electronic Packaging.......................................................................................................... 4 14.3. SI Analysis.......................................................................................................................................... 5 14.3.1. SI Analysis in the Design Flow................................................................................................... 5 14.3.2. Principles of SI Analysis............................................................................................................. 7 14.4. SI Issues in Design.............................................................................................................................. 9 14.4.1. Rise Time and SI......................................................................................................................... 9 14.4.2. Transmission Lines, Reflection, Crosstalk.................................................................................. 9 14.4.3. Power/Ground Noise................................................................................................................. 10 14.5. Modeling and...
Words: 8259 - Pages: 34
...DE09 DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS PART - I OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11 Ans: D The NAND gate output will be low if the two inputs are 11 (The Truth Table of NAND gate is shown in Table.1.1) X(Input) Y(Input) F(Output) 0 0 1 0 1 1 1 0 1 1 1 0 Table 1.1 Truth Table for NAND Gate Q.2 What is the binary equivalent of the decimal number 368 (A) 101110000 (B) 110110000 (C) 111010000 (D) 111100000 Ans: A The Binary equivalent of the Decimal number 368 is 101110000 (Conversion from Decimal number to Binary number is given in Table 1.2) 368 184 --- 0 92 --- 0 46 --- 0 23 --- 0 11 --- 1 5 --- 1 2 --- 1 1 --- 0 0 --- 1 Table 1.2 Conversion from Decimal number to Binary number 2 2 2 2 2 2 2 2 2 1 DE09 Q.3 The decimal equivalent of hex number 1A53 is (A) 6793 (B) 6739 (C) 6973 (D) 6379 DIGITALS ELECTRONICS Ans: B The decimal equivalent of Hex Number 1A53 is 6739 (Conversion from Hex Number to Decimal Number is given below) 1 A 5 3 Hexadecimal 16³ 16² 16¹ 16° Weights (1A53)16 = (1X16³) + (10 X 16²) + (5 X 16¹) + (3 X 16º) = 4096 + 2560 + 80 + 3 = 6739 Q.4 (734)8 = ( )16 (A) C 1 D (C) 1 C D Ans: D (734)8 = (1 D C)16 0001 │ 1101 │ 1100 1 D C (B) D C 1 (D) 1 D C Q.5 The simplification of the Boolean expression ABC + A BC is (A) 0 (B) 1 (C) A (D) BC Ans: B ( )( ) The...
Words: 30088 - Pages: 121
...IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 13, NO. 2, JUNE 2003 551 Design of a Superconducting ALU With a 3-Input XOR Gate Kazuhiro Takahashi, Shuichi Nagasawa, Haruhiro Hasegawa, Kazunori Miyahara, Hiroshi Takai, and Youichi Enomoto Abstract—In order to develop superconducting Digital Signal Processors (DSP’s), we have been studying a superconducting 1-bit Arithmetic Logic Unit (ALU). This ALU has the simplest function of AND, OR, ADD (addition), and SUB (subtraction). The ALU operates in a 3-stage pipeline. All logic functions such as AND, OR, and SUM (summation) can be executed within a single stage of the pipeline. In order to achieve the high-speed operation of the ALU, we proposed and designed a novel 3-input XOR gate, which can operate in only one logic stage. Our simulation study showed that all components of the ALU can operate up to 50 GHz. These ALU components were fabricated and tested at low speed. Large bias margins of more than 37% were achieved. The designed ALU’s were laid out and fabricated with Nb process. The ALU occupied the area of 1200 m 2600 m, which contains 560 Josephson junctions (JJ’s). Index Terms—Arithmetic logic unit, full adder, Josephson junction, single flux quantum device. I. INTRODUCTION LTRA high-speed processors will be needed in various fields, such as a new generation computer and/or data communication system in the near future. Semiconductor processors have been developed with Very Large Scale Integrated circuit...
Words: 2145 - Pages: 9
...concept of PLC and its application has been discussed. Early PLCs were designed to replace relay logic systems. These PLCs were programmed in "ladder logic", which strongly resembles a schematic diagram of relay logic. The main difference from other computers is that PLCs are armored for severe conditions (such as dust, moisture, heat, cold etc) and have the facility for extensive input/output (I/O) arrangements. PLC applications are typically highly customized systems so the cost of a packaged PLC is low compared to the cost of a specific custom-built controller design. On the other hand, in case of mass-produced goods, customized control systems are economic due to the lower cost of the components, which can be optimally chosen instead of a "generic" solution, and where the non-recurring engineering charges are spread over thousands or millions of units. Keywords– PLC-Feathers, Application of PLC and Ladder Logic I. INTRODUCTION C ontrol engineering has evolved over time. In the past humans were the main methods for controlling a system. More recently electricity has been used for control and early electrical control based on relays. These relays allow power to be switched on and off without a mechanical switch. It is common to use relays to make simple logical control decisions. The development of low cost computer has brought the most recent revolution, the Programmable Logic Controller (PLC) [1]. The advent of the PLC began in the 1970s,...
Words: 4945 - Pages: 20
