Free Essay

Computer Organization - System Bus Lecture Note

In: Computers and Technology

Submitted By wahcleo
Words 3298
Pages 14
COURSE OUTLINE

Computer Organization
_______________________________________________________________

Objectives:
To introduce the following subjects: ▪ Organization of digital computers ▪ Different components ▪ Basic principles and operations.

Textbook: Stallings W., Computer Organization and Architecture: Designing for Performance, (9-th Edition) Prentice Hall, 2012.

References: ▪ Stallings W., Computer Organization and Architecture: Designing for Performance, (6-th Edition) Prentice Hall, 2003

▪ Stallings W., Computer Organization and Architecture: Designing for Performance, (5-th Edition) Prentice Hall, 2000.

▪ Mano M. M., Computer System Architec-ture (3-rd Edition), Prentice Hall, 1993.

▪ Stallings W., Computer Organization and Architecture: Principles of Structure and Function, 3-rd Edition) Macmillan Publishing Company, 1993.

▪ Wear L.L., Computer: An Introduction to Hardware and Software Design, McGraw Hill International Edition, 1991.

Subject Contents in Outline:

▪ Data Representation and Manipulation ▪ Digital Component ▪ Register Transfer and Microoperations ▪ Basic Computer Organization ▪ Overview of programming ▪ Central Processing Unit ▪ Input/Output Organization ▪ Memory Organization ▪ New development

Suggested Reading Assignments: Stallings William, Computer Organization and Architecture: Designing for Performance, (9th Edition) Prentice Hall, 2012.

Part II The Computer Systems Chapter 3 A Top-Level View of Computer Function and Interconnection (Pages 87- 115) (main) (Pages 116 – 129) (optional)

Part IV The Central Processing Unit Chapter 14 Processor Structure and Function (Pages 505 – 548) (optional)

Part VI The Control Unit Chapter 19 Control Unit Operation (Online resources, 9th Edition) (optional) or (Pages 579 – 602, 8th Edition) (optional)

▪ System Components ▪ Computer Function ▪ Micro-operations ▪ Register Organization ▪ Interconnection Structures ▪ Bus Interconnection
1. SYSTEM COMPONENTS

Central Processing Unit (CPU)

The most basic tasks handled by the CPU

Find and load the next instruction

Execute the instruction:

Fetch data from memory / registers Store data in memory / registers Perform calculations and comparisons Modify the instruction pointer (branching)

if A > B then Y:= A-B else Y:= A+B

The CPU is divided into three parts:

The Arithmetic Logic Unit (ALU) Carries out arithmetic, logical, and shifting operations

The Control Unit (CU) Fetches data and instructions and decodes addresses for the ALU. Registers

Registers

Registers are special work areas inside the CPU.

They are designed to be accessed at high speed.

Provide storage internal to the CPU.

The Intel instruction set requires the use of at least one register for nearly all instructions.

Major registers:

MAR, MBR, I/OAR, I/OBR

1. MAR - memory address register

specifies the address in memory for the next read or write.

2. MBR - memory buffer register

contains the data to be written into memory or receives the data from memory.

3. I/OAR - I/O address register

specifies a particular I/O device.

4. I/OBR - I/O buffer register

is used for the exchange of data between an I/O module and the CPU.

CPU Interconnection

Some mechanism that provides for communication among the control unit, ALU, and registers.

Memory

Consists of a set of locations defined by sequentially numbered addresses.

Each location contains a binary number that can be interpreted as either an instruction, or data.

[pic]

I/O

transfers data from external devices to CPU and memory, and vice versa

Contains internal buffers for temporarily holding this data until it can be sent

[pic]

Bus

The bus is a series of parallel wires that transmit data and control signals between the various parts of the computer.

[pic]

2. COMPUTER BASIC FUNCTION

The basic function performed by a computer is program execution

The program to be executed consists of a set of instructions stored in memory

The central processing unit (CPU) does the actual work by executing instructions specified in the program

Program execution consists of repeating the process of instruction fetch and instruction execution

The program counter (PC) - to keep track of which instruction is to be fetched next.

The instruction - a binary code that specifies what action the CPU is to take.

The fetched instruction is loaded into the instruction register (IR) in the CPU.

The CPU interprets the instruction and performs the required action.

The accumulator (AC) is used to temporarily store data.

Decoder

[pic]

Instruction Cycle

The processing required for a single instruction is called an instruction cycle:

Fetch cycle Execute cycle

Instruction Fetch:

is a common operation for each instruction consists of reading an instruction from a location in memory

Instruction Execution:

may involve several operations and depends on the nature of the instruction

At the beginning of each instruction cycle, the CPU fetches an instruction from memory.

[pic]

[pic]
In this example, 3 instruction cycles, each consisting of a fetch cycle and an execute cycle, are needed to perform A + B = C.
Micro-operations

Fetch

PC contains the address of the next instruction to be executed, it moves to MAR.

When the memory READ (control) is completed, the instruction is sitting in the MBR.

We then move the instruction into the IR.

Finally, we increment the PC by 1 so that it will correctly point to the next instruction when we get to the next fetch cycle.

1. MAR [pic] PC 2. READ 3. IR [pic] MBR 4. Incrementor [pic] PC 5. PC [pic] Incrementor

Execute

We determine what instruction is in the IR and issue the commands needed to carry it out.

Naturally, the exact sequence of signals will be different for every instruction.

LOAD instruction:

The address field of the IR is transferred to the MAR.

The contents of the location in memory the MAR provided are placed in the MBR by the control signal READ.

Finally, the MBR is moved to register R0.

MAR [pic] IRaddress MBR [pic] CON(address) R0 [pic] MBR

ADD instruction:

The address field of IR is moved to MAR.

The contents of the location in memory the MAR provided are placed in the MBR.

The MBR is moved to the adder

Send the contents of R0 to the adder

These two operands are added

The result is placed back in R0

MAR [pic] IRaddress MBR [pic] CON(address) Adder [pic] MBR Adder [pic] R0 ADD R0 [pic] Adder [pic]

1 Program Instructions Instruction Cycles Microprograms

3. Interconnection Structures

A computer consists of a set of components or modules of three basic types: ▪ processor ▪ memory ▪ I/O that communicate with each other.

In effect, a computer is a network of basic modules.

The collection of paths connecting the various modules is called the interconnection structure.

The design of this structure will depend on the exchanges that must be made between modules.

Computer Modules:

▪ Memory:

1. Typically, a memory module will consist of N words of equal length. 2. Each word is assigned a unique numerical address (0, 1, ...,N-1). 3. A word of data can be read from or written into the memory. 4. The nature of the operation is indicated by read and write control signals. 5. The location for the operation is specified by an address.

▪ I/O module:

1. From an internal (to the computer system) point of view, I/O is similar to memory. 2. Two operations: read and write. 3. Furthermore, an I/O module may control more than one external device (e.g, M devices). 4. Each external device has a port and each port has a unique address (e.g., 0,1,..., M-1). 5. There are external data paths for the input and output of data with an external device. 6. An I/O module may be able to send interrupt signals to the processor.

▪ Processor (CPU):

1. Reads in instructions and data, 2. Writes out data after processing, 3. Uses control signals to control the overall operation of the system, 4. It also receives interrupt signals.

The interconnection structure must support the following types of transfers:

▪ Memory to processor: The processor reads an instruction or a unit of data from memory.

▪ Processor to memory: The processor writes a unit of data to memory.

▪ I/O to processor: The processor reads data from an I/O device via an I/O module.

▪ Processor to I/O: The processor sends data to the I/O device

▪ I/O to or from memory: An I/O module is allowed to exchange data directly with memory, without going through the processor, using direct memory access (DMA).

4. Bus Interconnection

▪ A bus is a communication pathway connecting two or more devices.
▪ A key characteristic of a bus is that it is a shared transmission medium.
▪ Multiple devices connect to the bus, and a signal transmitted by any one device is available for reception by all other devices attached to the bus.
▪ If two devices transmit during the same time period, their signals will overlap and become garbled.
▪ Thus, only one device at a time can successfully transmit.
▪ Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy.
▪ A bus that connects major computer components (processor, memory, I/O) is called a system bus.

Bus Structure

▪ A system bus consists, typically, of from 50 to 100 separate lines.
▪ Each line is assigned a particular meaning or function.
▪ On any bus, the lines can be classified into three functional groups : 1. Data lines 2. Address lines 3. Control lines.

• May have additional lines to supply electrical power
1. Data lines

▪ The data lines provide a path for moving data among system modules.
▪ These lines, collectively, are called the data bus.
▪ The data bus typically consists of 8, 16, 32, 64 or more separate lines, the number of lines being referred to as the width of the data bus.
▪ Because each line can carry only 1 bit at a time, the number of lines determines how many bits can be transferred at a time.
▪ The width of the data bus is a key factor in determining overall system performance.
▪ For example, if the data bus is 8 bits wide and each instruction is 16 bits long, then the processor must access the memory module twice during each instruction fetch cycle.

2. Address lines

▪ The address lines are used to designate the source or destination of the data on the data bus. For example, if the processor wishes to read a word (8, 16, or 32 bits) of data from memory, it puts the address of the desired word on the address lines.
▪ The address lines are generally also used to address I/O ports.
▪ Typically, the higher-order bits are used to select a particular module on the bus, and the lower-order bits select a memory location or I/O port within the module.
▪ For example, on an 8-bit bus, address 01111111 and below might reference locations in a memory module (module 0) with 128 words of memory, and address 10000000 and above might refer to devices attached to an I/O module (module 1).

00000000 – 01111111--- memory address 10000000 – 11111111--- I/O address

3. Control lines

▪ The control lines are used to control the access to and the use of the data and address lines.
▪ Because the data and address lines are shared by all components, there must be a means of controlling their use.
▪ Control signals transmit both command and timing information among system modules.

Timing signals: indicate the validity of data, and address information. Command signals: specify operations to be performed.

Typical control lines include the following:

▪ Memory write: Causes data on the bus to be written into the addressed location. ▪ Memory read: Causes data from the addressed location to be placed on the bus. ▪ I/O write: Causes data on the bus to be output to the addressed I/O port. ▪ I/O read: Causes data from the addressed I/O port to be placed on the bus. ▪ Transfer ACK: Indicates that data have been accepted from or placed on the bus. ▪ Bus request: Indicates that a module needs to gain control of the bus. ▪ Bus grant: Indicates that a requesting module has been granted control of the bus. ▪ Interrupt request: Indicates that an interrupt is pending. ▪ Interrupt ACK: Acknowledges that the pending interrupt has been recognized. ▪ Clock: Used to synchronize operations. ▪ Reset: Initializes all modules.

The operation of the bus is as follows:

▪ If one module wishes to send data to another, it must do two things: (l) obtain the use of the bus, and (2) transfer data via the bus.

▪ If one module wishes to request data from another module, it must 1) obtain the use of the bus, and 2) transfer a request to the other module over the appropriate control and address lines. 3) It must then wait for that second module to send the data.

Bus Configurations

1. Traditional Bus Architecture

▪ There is a local bus that connects the processor to a cache memory and that may support one or more local devices.
▪ The cache memory controller connects the cache not only to this local bus, but to a system bus to which are attached all of the main memory modules.
▪ Some typical examples of I/O devices that might be attached to the expansion bus.
▪ Network connections include local area networks (LANs) such as a 10-Mbps Ethernet and connections to wide area networks such as a packet-switching network.
▪ SCSI (small computer system interface) is itself a type of bus used to support local disk drives and other peripherals.
▪ A serial port could be used to support a printer or scanner.
▪ An expansion bus interface buffers data transfers between the system bus and the I/O controllers on the expansion bus.

2. High-Performance Bus Architecture

▪ A high-speed bus that is closely integrated with the rest of the system, requiring only a bridge between the processor's bus and the high-speed bus.
▪ There is a local bus that connects the processor to a cache controller, which is in turn connected to a system bus that supports main memory.
▪ The cache controller is integrated into a bridge, or buffering device, that connects to the high-speed bus.
▪ The high-speed bus supports connections to high-speed LANs, such as Fast Ethernet at 100 Mbps, video and graphics workstation controllers, as well as interface controllers to local peripheral buses, including SCSI and FireWire.
▪ Lower-speed devices are still supported off an expansion bus, with an expansion bus interface between the expansion bus and the high-speed bus.

Clock and Timing

▪ Each of the individual operations within the CPU must be synchronized by a clock.

▪ The most basic unit of time for machine instructions is called the machine cycle.

▪ Each tick of the clock determines when the next machine cycle will occur.

▪ Machine instructions on Intel processors generally take between 3 and 20 clock cycles to execute, depending on whether they access memory or need to calculate a complex address.

▪ Timing refers to the way in which events are coordinated on the bus.

Timing: (1) Synchronous Timing (2) Asynchronous Timing

1. Synchronous Timing:

▪ The occurrence of events on the bus is determined by a clock. ▪ A clock transmits a regular sequence of alternating 1s and 0s of equal duration. ▪ A single 1-0 transmission is referred to as a clock cycle or bus cycle and defines a time slot.

▪ All events start at the beginning of a clock cycle. ▪ Most events occupy a single clock cycle.

Example: (a synchronous read operation)

1. The CPU issues a read signal and places a memory address on the address bus. 2. CPU also issues a start signal to mark the presence of address and control information on the bus.

3. A memory module recognizes the address (second cycle) 4. After a delay of one cycle, the memory places the data and an acknowledgment signal on the bus.

2. Asynchronous Timing:

▪ The occurrence of one event on a bus follows and depends on the occurrence of a previous event.

Example: (a asynchronous read operation)

▪ The CPU places address and read signals on the bus.

▪ After pausing for these signals to stabilize, it issues an MSYN (master sync) signal, indicating the presence of valid address and control signals.

▪ The memory module responds with data and an SSYN (slave sync) signal, indicating the response.

▪ The master reads the data from the data lines,

▪ It deasserts the MSYN signal.

▪ This causes the memory module to drop the data and SSYN lines.

▪ Finally, once the SSYN line is dropped, the master removes the read signal and address information.

Synchronous timing is simpler to implement and test. However, it is less flexible than asynchronous timing. Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance. With asynchronous timing, a mixture of slow and fast devices, using older and newer technology, can share a bus.

-----------------------
CPU

Memory

Disk

Registers

Memory

Pointer

Y:=A-B

Y:=A+B

CPU

Registers

MBR

CU

ALU

MAR

I/O Module

Buffers

CPU

I/OAR

I/OBR

MAR

MBR

Registers

CPU Interconnection

Control Unit

Arithmetic & Logic Unit

Memory

Pointer

Y:=A-B

Y:=A+B

CPU

MBR

AC

MAR

Decoder

OP A B

IR

PC

+1

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R1

R2

R3

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MAR

MBR

IR

PC

R0 (AC)

ADDER

Memory

CPU

MBR

R0

MAR

BUS

LOAD Address

IR

1a

1d

1c

1b

3b

2a

2b

3a

5

Memory

CPU

MBR

R0

MAR

BUS

ADD Address

IR

1a

1d

1c

1b

2a

2b

ADDER

4

3

6

CU

ADD

Memory

CPU

BUS

IR

CU

Disk

2 A+B = C

3 LOAD A

4 Execution

5 Fetch

MAR ( PC
READ
IR ( MBR
PC + 1

MAR ( IR address
MBR ( CON(address)
AC ( MBR

6 ADD B

7 Execution

8 Fetch

MAR ( IR address
MBR ( CON(address)
ADDER ( MBR
ADDER ( AC
ADD
AC ( ADDER

MAR ( PC
READ
IR ( MBR
PC + 1

9 STOR C

10 Execution

11 Fetch

MAR ( IR address
MBR ( AC address ( MBR

MAR ( PC
READ
IR ( MBR
PC + 1

Write

Address

Data

Data

Memory

Read

0

N-1

1

N Words

I/O Module

Write

Address

Internal Data

External Data

External Data

Internal Data

Interrupt Signals

M Ports

Read

CPU

Instructions

Data

Data

Address

Control Signals

Interrupt Signals

CPU

Memory

Memory

I/O

I/O

Control Lines

Address Lines

Data Lines

Bus

Memory

0001 1100 1101 1110

IR: Instruction

0001 1100 1101 1110

8 bits

8 bits

8 bits

0001 1100
1101 1110

Control signals

Local Bus

Expansion
Bus Interface

Serial

Modem

SCSI

Network

Processor

Main
Memory

Local I/O
Controller

Cache

System Bus

Expansion Bus

Expansion
Bus Interface

Serial

Modem

Local Bus

Processor

Cache
/Bridge

System Bus

Main
Memory

SCSI

Graphic

FireWire

Video

LAN

High-Speed Bus

FAX

Expansion Bus

Clock

Start

Clock

Read

Address

Data

Acknowledge

Clock

Read

Address

Data

Acknowledge

Start

Read

Address

Read

Address

MSYN

Data

SSYN

MSYN

Read

Address

Data

SSYN

MSYN

Read

Address

Data

SSYN

Read

Address

Read

Address

MSYN

Read

Address

Data

SSYN

Similar Documents

Premium Essay

Syllabus

...Scheme and Syllabus of B.E. (Computer Science and Engineering) 3rd TO 8th Semester 2013-2014 University Institute of Engineering and Technology, Panjab University, Chandigarh Scheme of Examination of B.E. in Computer Science & Engineering Second Year - Third Semester Subject Title Scheme of Teaching Univesity Sr.No Paper Code External L T P Hour Credits Marks s 1. CSE311 Data Structures 3 1 0 4 4 50 2. 3. 4. 5. 6. 7. 8. 9. Total Second Year -Fourth Semester Sr.No Paper Code 1. 2. 3. 4. 5. 6. CSE411 CSE461 CSE412 CSE462 CSE414 CSE464 Subject Title Scheme of Teaching L 3 0 3 0 3 0 T 1 0 1 0 1 0 P 0 3 0 3 0 3 Hours 4 3 4 3 4 3 Credit 4 2 4 2 4 2 University External Marks 50 50 50 CSE361 CSE313 CSE363 AS301 EC316 EC366 EC317 EC367 Data Structures (Practical) Peripheral Devices & Interfaces Hardware Lab (Practical) Engineering Mathematics – III Digital Electronics Digital Electronics (Practical) Microprocessors Microprocessors (Practical) 0 3 0 3 3 0 3 0 15 0 1 0 1 1 0 1 0 5 3 0 2 0 0 2 0 2 09 3 4 2 4 4 2 4 2 29 2 4 1 4 4 1 4 1 25 50 50 50 50 250 Internal Total Sessional Marks 50 50 50 50 50 50 50 50 50 450 100 50 100 50 100 100 50 100 50 700 7. 8. Total ASC405 CSE 415 Analysis & Design of Algorithms Analysis & Design of Algorithms (Practical) Database Management System Database Management System (Practical) Object Oriented Programming Object Oriented Programming (Practical) Cyber Law & IPR Computer Architecture & Organization Internal Total Sessional Marks 50...

Words: 14784 - Pages: 60

Premium Essay

Internal Control

...What is internal control? Why is internal control important in organizations? Internal controls are processes established by a business or organizations board of directors, management and other personnel to provide reasonable assurance for that businesses objectives in effectiveness and efficiency, reliability of financial reports and compliance with laws and regulations. Internal controls are used to safeguard businesses assets. They help a to establish guidelines within a business and makes sure that everyone within that business follows those guidelines and procedures. Internal controls are important because without them a business would be more susceptible to fraud. Internal controls are used to prevent people from stealing from a business and to make sure all the rules are followed. Feedback: Internal control is a system of policies and procedures designed to help an organization run more efficiently and effectively. Without strong internal control, an organization is much more susceptible to various forms of risk which can compromise its operations and its financial reporting. What are the four basic purposes of internal control? Give an example of each one. The first purpose of internal controls is to safeguard assets. Internal controls should protect your assets such as cash. One internal control that helps with protection of assets is the segregation of duties, another is sequential numbering of checks or locking checks in a safe place. The second purpose is to ensure...

Words: 4780 - Pages: 20

Premium Essay

Aacc 291

...ACCOUNTING INFORMATION SYSTEMS T0214 Section 1: General Information 1.1 Administrative details: |Associated HE Award(s) |Duration |Level |Subject Coordinator | | B Bus (Accg); B Bus (Mgt & Finance) |1 trimester |Level 2 | Richard Chang | | | | |richard@koi.edu.au | 1.2 Core / elective: This is a core subject for B Bus (Accg) and an elective subject for B Bus (Mgt & Fin) 1.3 Subject/unit weighting: Indicated below is the weighting of this subject/unit and the total course points. |Subject Credit Points |Total Course Credit Points | | 4 |BBus(Accg) 96; BBus (Mgt & Finance) 96 | 1.4 Student workload: Indicated below is the expected student workload per week for this subject/unit: |No. timetabled hours/week* |No. personal study hours/week** |Total workload hours/week*** | |4 hours/week |5 hours/week |9 hours/week | |2 hour Lecture + 2 hour Tutorial ...

Words: 3902 - Pages: 16

Free Essay

Business Communication

...Course Hero has millions of student submitted documents similar to the one below including study guides, practice problems, reference materials, practice exams, textbook help and tutor support. 4 Chapter PLANNING BUSINESS MESSAGES Multiple Choice 1. The three primary steps involved in preparing a business message are a. planning, writing, and completing. b. informing, persuading, and collaborating. c. defining the purpose, the main idea, and the topic. d. satisfying the audience's informational, motivational, and practical needs. ANSWER: a; DIFFICULTY: easy; PAGE: 90; TYPE: concept 2. In developing business messages, the stage during which you step back to see whether you have expressed your ideas clearly is the a. planning stage. b. writing stage. c. completing stage. d. feedback stage. ANSWER: c; DIFFICULTY: moderate; PAGE: 91; TYPE: concept 3. In preparing business messages, you should devote about ______ percent of your time to planning. a. 10 b. 20 c. 50 d. 70 ANSWER: c; DIFFICULTY: moderate; PAGE: 91; TYPE: concept 4. Which of the following is not a general purpose common to business communication? a. To inform b. To persuade c. To negotiate d. To collaborate ANSWER: c; DIFFICULTY: moderate; PAGE: 92; TYPE: concept 5. An example of a specific purpose for a business message would be a. to impart information to the audience. b. to inform employees about the new vacation policy. c. to persuade readers to take an action. d. to obtain audience participation and collaboration...

Words: 21525 - Pages: 87

Premium Essay

Omgh!

...to activate and maintain a Ryerson Matrix e-mail account. This shall be the official means by which you will receive university communications. Faculty will not respond to student enquiries from any other e-mail address. See Pol# 157 found at www.ryerson.ca/senate/policies/ for further information on this issue. COURSE DESCRIPTION This course introduces the concepts and complexities of the contemporary global business environment with an emphasis on global competitiveness and the main functional areas of management: planning, organizing, controlling, and leadership. Topics include: origins of management, forms of business ownership, entrepreneurship and intrapreneurship, organization structure, strategy, and international management. A computer-assisted management simulation will be used. Lecture: 3 hrs. COURSE OVERVIEW |Learning Goals |Learning Objectives |Assurances of Learning...

Words: 3146 - Pages: 13

Premium Essay

Asas

...Computer Organization and Architecture CHAPTER 01: Basic Concepts of Architecture and Assembly Language CONTENTS: CHAPTER 1.1: Basic Concepts of Computer Architecture Computer Organization and Architecture CHAPTER 1.2: Basic Hardware Components of a Computer System John Vee MI P. Martinez, CSIT Instructor College of Information and Computing Sciences KING’S COLLEGE OF THE PHILIPPINES CHAPTER 1.3: Assembly Language CHAPTER 1.4: Programmer's View of a Computer System Computer Organization and Architecture CHAPTER 1.1: Basic Concepts of Computer Architecture Instructor: John Vee MI P. Martinez CHAPTER 1.1: Basic Concepts of Computer Architecture ASSIGNMENT #01: LEARNING OUTCOME #01: Next Learning Outcome: After engaging in each topic, students should have: 1) Differentiate Computer Organization and Computer Architecture?  ¼ Yellow Paper, to be submitted next meeting. LO-01: Distinguished the difference between Computer Architecture and Computer Organization, and discussed the different types of architecture. 1) 2) Computer Organization and Architecture Instructor: John Vee MI P. Martinez Computer Architecture vs. Computer Organization Types of Architecture Computer Organization and Architecture Instructor: John Vee MI P. Martinez LO 1.1 – Computer Architecture vs. Computer Organization LO 1.1 – Computer Architecture vs. Computer Organization COMPUTER ARCHITECTURE: COMPUTER ARCHITECTURE: ...

Words: 4567 - Pages: 19

Premium Essay

Effective Trainig

...LaQuita Anderson-Renfroe 8/20/2011 Prof. Jeanette Horner-Smith BUS 407 Learning Styles, Motivation, and On the Job Training Compare and contrast the four differences in learning styles. Propose ways a trainer can help each type of learners. People perceive, analyze, reflect upon, visualize, internalize, and transform information in various ways. Individual differences exist in the way that people learn. There are many different learning styles and different dimensions of learner preferences. The four different dimensions of learner styles that we focus on come from the Felder-Silverman model that describes how different trainee learning styles can influence the effectiveness of the training. Felder and Silverman (Felder, 1993; Felder and Silverman, 1988) propose four dimensions of student learning styles, each of which relates to trainer’s preferred modes for receiving information, including 1) the type of information they receive (sensory or intuitive), 2) the modality in which they receive it (visual or verbal), 3) the process by which they receive it (actively or reflectively), and 4) the order in which they receive it (sequentially or globally). These dimensions are useful in considering the diversity of learning styles and how teaching strategies do or do not regularly provide access to learning for these different types of trainees. There are a few common similarities and differences that...

Words: 1446 - Pages: 6

Premium Essay

Sylubus

...peoples of the world. We will cover the basic concepts, theories, and methods that anthropologists use to study variations in cultural norms and social practices, economic systems and rules of law, social organization and patterns of inequality, identity and worldview, and patterns of social and cultural change. Focusing on the culture concept and the method of ethnography, we begin with the historical foundations of anthropology and then follow its attempts to understand contemporary human cultures. Comparative analysis of multiple ethnographic case studies and major theoretical approaches illuminates the range of human diversity, the forces that shape cultures, and how people adapt to a rapidly changing modern world. The central objectives of this course are to develop your intellectual skills, your cross-cultural fluency, and your sense of civic and moral engagement in global society. I hope that this course inspires many of you to become anthropology majors or minors, and grants each of you an anthropological perspective on your own life. REQUIREMENTS This is an intensive course that requires full participation from every student. You must attend all lectures, study all the assigned materials before the class for which they are listed, complete required assignments, actively participate in lecture, and demonstrate thoughtful consideration of readings, videos, in-class activities and quiz/exam questions. Optional extra credit activities will be made available throughout...

Words: 9454 - Pages: 38

Premium Essay

Syllabus Summer Bus 190

...Location: Telephone: Email: Office Hours: Class Days/Time: Classroom: Prerequisites: BUS2 190-01/30275 Quantitative Business Analysis 01 Summer 2014 Dr. Yudhi Ahuja, Ph.D. BT-752 (408) 924-3507 Yudhi.Ahuja@sjsu.edu Walk in: Before and After the Class Tuesdays & Thursdays, 8 a.m. to 12 p.m. BBC 224 MATH 71 (or 70) / BUS 90 Course Web Site This course syllabus may be found on my faculty web page accessible at p://www.cob.sjsu.edu/ahuja_y or at https://sjsu.instructure.com/login. Major assignment handouts, sample workbooks, etc. are made available in https://sjsu.instructure.com/login. You are responsible for regularly checking the Calendar and Course News in Canvas to keep up with ongoing developments during the course. Course Description .Quantitative models and optimization systems used in problemsolving. Studies of decision criteria, statistical decision making, linear programming, inventory control, Project Scheduling/Management Theory, PERT/CPM, simulation, and other techniques used in management. Course Goals and Student Learning Objectives. The course will emphasize basic principles of mathematical modeling, computational algorithms and spreadsheet computer solutions of optimization, decision analysis, simulation and network based methods applied to business problems. I. Students will learn various aspects of Linear Programming       How to formulate word problems algebraically How to obtain Graphical Solutions to problems with two variables How to set up Linear...

Words: 2354 - Pages: 10

Premium Essay

Simply Wooo

...ENG 101 ENG 102 ENG 105* ENG 106 ENG 202 Listening and Speaking Skills English Reading Skills Business English Advanced English Skills Introduction to English Literature 40-41 Credits 9 3 3 3 3 3 * Prerequisite ENG 101 & 102 Note: students not exempted from ENG 101 and ENG 102 will have to take ENG 101, ENG 102 and ENG 105. Note: students exempted from ENG 101 and ENG 102 will have to take ENG 105, ENG 106, ENG 202 Computer Skills CIS 101* CSC 101** Fundamentals of Computer System Introduction to Computer Science 3 3 3 * For students without basic knowledge of computer **For students with basic knowledge of computer & mandatory for students with Major in subjects offered from the SECS Numeracy MAT 100* MAT 210* Basic University Mathematics 1 Basic University Mathematics 2 6 3 3 3 *MAT 100 and MAT 210 mandatory for SLAS majors(English, Media & Communication, Anthropology) other than Sociology MAT 101* MAT 211* MAT 102* MAT 212* Intermediate University Mathematics II Probability and Statistics Introduction to Linear Algebra & Calculus Probability & Statistics for Sc. & Engr. 3 3 3 3 **MAT 101and MAT 211 mandatory for Business/SESM/Sociology majors $MAT 102 and $MAT 212 is mandatory for students with major in Engineering and Computer Science Natural 7-8 Sciences CHE 101* Chemistry 3 CHE 101L* PHY 101** PHY 101L** PHY 102** PHY 102** BIO 102 BIO 102T CHE 102 CHE102T ENV 101 ENV 102 ENV 102T PSY 201 Chemistry Lab University Physics-I University Physics-I Lab University...

Words: 16148 - Pages: 65

Free Essay

Innovation and Erp Systems

...Scheme and Syllabus of B.E. (Computer Science and Engineering) 3 rd th TO 8 Semester 2014-2015 University Institute of Engineering and Technology, Panjab University, Chandigarh DEPARTMENT: COMPUTER SCIENCE AND ENGINEERING VISION: To be recognized as an international leader in Computer Science and Engineering education and research to benefit society globally. MISSION: · · · · To move forward as frontiers of human knowledge to enrich the citizen, the nation, and the world. To excel in research and innovation that discovers new knowledge and enables new technologies and systems. To develop technocrats, entrepreneurs, and business leaders of future who will strive to improve the quality of human life. To create world class computing infrastructure for the enhancement of technical knowledge in field of Computer Science and Engineering. PROGRAMME: B.E. CSE (UG PROGRAMME) PROGRAMME EDUCATIONAL OBJECTIVES: I. Graduates will work as software professional in industry of repute. II. Graduates will pursue higher studies and research in engineering and management disciplines. III. Graduates will work as entrepreneurs by establishing startups to take up projects for societal and environmental cause. PROGRAMME OUTCOMES: A. Ability to effectively apply knowledge of computing, applied sciences and mathematics to computer science & engineering problems. B. Identify, formulate, research literature, and analyze complex computer science & engineering problems reaching substantiated conclusions...

Words: 23989 - Pages: 96

Premium Essay

Heuy2Kj4

...the essentials of Linda Null and Julia Lobur JONES AND BARTLETT COMPUTER SCIENCE the essentials of Linda Null Pennsylvania State University Julia Lobur Pennsylvania State University World Headquarters Jones and Bartlett Publishers 40 Tall Pine Drive Sudbury, MA 01776 978-443-5000 info@jbpub.com www.jbpub.com Jones and Bartlett Publishers Canada 2406 Nikanna Road Mississauga, ON L5C 2W6 CANADA Jones and Bartlett Publishers International Barb House, Barb Mews London W6 7PA UK Copyright © 2003 by Jones and Bartlett Publishers, Inc. Cover image © David Buffington / Getty Images Illustrations based upon and drawn from art provided by Julia Lobur Library of Congress Cataloging-in-Publication Data Null, Linda. The essentials of computer organization and architecture / Linda Null, Julia Lobur. p. cm. ISBN 0-7637-0444-X 1. Computer organization. 2. Computer architecture. I. Lobur, Julia. II. Title. QA76.9.C643 N85 2003 004.2’2—dc21 2002040576 All rights reserved. No part of the material protected by this copyright notice may be reproduced or utilized in any form, electronic or mechanical, including photocopying, recording, or any information storage or retrieval system, without written permission from the copyright owner. Chief Executive Officer: Clayton Jones Chief Operating Officer: Don W. Jones, Jr. Executive V.P. and Publisher: Robert W. Holland, Jr. V.P., Design and Production: Anne Spencer V.P., Manufacturing and...

Words: 118595 - Pages: 475

Free Essay

Vivek

...DETAILED SYLLABUS POST GRADUATE DIPLOMA IN COMPUTER APPLICATIONS (PGDCA) (EFFECTIVE FROM JULY 2011) Department of Computer Applications Makhanlal Chaturvedi Rashtriya Patrakarita Evam Sanchar Vishwavidyalaya B-38, Press Complex, M.P. Nagar, Zone-I, Bhopal Ph.: 4294448, 2768274 www.mcu.ac.in SCHEME FOR POST GRADUATE DIPLOMA IN COMPUTER APPLICATIONS (PGDCA) (Effective From July 2011 Session) SEMESTER -I Subject Code Subject Name Scheme L 1PGDCA1 1PGDCA2 1PGDCA3 1PGDCA4(A) 1PGDCA4(B) Fundamentals of Computers & Information Technology Introduction to Operating Systems (Dos, Windows, Linux) PC Packages Elective - 1 Foxpro MS-Access 4 4 1 3 T P Theory Paper 80 80 Internal Evaluation 20 20 Practical Exams Total Marks 100 100 4 4 1 3 3 80 80 20 20 25 25 125 125 Semester Total 450 (*L-Lecture, T-Tutorial, P-Practical) SEMESTER –II Subject Code Subject Name Scheme L 2PGDCA1 2PGDCA2 2PGDCA3 2PGDCA4(A) 2PGDCA4(B) 2PGDCA5 System Analysis and Design Programming with Visual Basic.NET Internet & E-Commerce Elective - 2 OOPs & Programming with C++ Financial Accounting with Tally Project Work 4 4 4 4 T 1 P 3 3 3 Theory Paper 80 80 80 80 Internal Evaluation 20 20 20 20 Practical Exams Total Marks 100 125 100 125 25 1 25 4 100 Semester Total 550 General Instructions: 1. For passing the subject examination minimum 40% marks must be separately scored in Theory Paper, Practical Exams and Internal Evaluation in the subject. 2. For...

Words: 4021 - Pages: 17

Premium Essay

Ethics

...[pic] |Leadership and Organizational Behavior – BUS 520 | |Student Course Guide | |Prerequisite: None | |Quarter |Fall 2010 | |Meeting Days/Time |Wednesday 6pm-10pm | |Instructor |Karmetria Burton | |Instructor Phone |678 362 0842 | |Instructor E-mail |Karmetria.burton@strayer.edu | |Instructor Office Hours/Location |5-6 pm Wednesdays or by appointment | |Academic Office Phone Number | | |INSTRUCTIONAL MATERIAL - Required ...

Words: 7940 - Pages: 32

Premium Essay

Computer Organization and Architecture Designing for Performance 8th Edition

...COMPUTER ORGANIZATION AND ARCHITECTURE DESIGNING FOR PERFORMANCE EIGHTH EDITION William Stallings Prentice Hall Upper Saddle River, NJ 07458 Library of Congress Cataloging-in-Publication Data On File Vice President and Editorial Director: Marcia J. Horton Editor-in-Chief: Michael Hirsch Executive Editor: Tracy Dunkelberger Associate Editor: Melinda Haggerty Marketing Manager: Erin Davis Senior Managing Editor: Scott Disanno Production Editor: Rose Kernan Operations Specialist: Lisa McDowell Art Director: Kenny Beck Cover Design: Kristine Carney Director, Image Resource Center: Melinda Patelli Manager, Rights and Permissions: Zina Arabia Manager, Visual Research: Beth Brenzel Manager, Cover Visual Research & Permissions: Karen Sanatar Composition: Rakesh Poddar, Aptara®, Inc. Cover Image: Picturegarden /Image Bank /Getty Images, Inc. Copyright © 2010, 2006 by Pearson Education, Inc., Upper Saddle River, New Jersey, 07458. Pearson Prentice Hall. All rights reserved. Printed in the United States of America. This publication is protected by Copyright and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permission(s), write to: Rights and Permissions Department. Pearson Prentice Hall™ is a trademark of Pearson Education, Inc. Pearson® is a registered trademark of...

Words: 239771 - Pages: 960