Cpu Analysis

In: Computers and Technology

Submitted By dazdixon
Words 853
Pages 4
The CPU is a very important part of any computer. This part of the computer fetches the data, performs operations to the data and stores the data (the fetch execute cycle). The Workshop PC has an “AMD Athlon 64x2 4400+” processor these processors were first implemented into machines in 2005 meaning it has a possibility of being up to 6 years old. This processor has 2 cores meaning that the processor can receive 2 data strings at once rather than individually receiving them. Having a dual core processor is better than just a single core due to the fact that it can handle more data at once. But there are also newer quad core processors which would be much better than this processor. This processor has a core speed of 2294.4 MHZ this seems to be a reasonable speed for a processor to run at. It also has a multiplier of 11.5 having a multiplier of 11.5 means that there will be 11.5 cycles for every external clock cycle. The processor has a bus speed of 199.5MHz, the bus speed refers to how much data can travel across the bus at any one specific time. The speed of the bus can drastically affect the computers performance as the bus is essential for the transfer of data. The processor requires 1.350v of power to run it, this is relatively high compared to a lot of modern CPU’s that are available. The AMD Athlon has cache L1 data and L1 Inst of 2 x 64Kbytes and has L2 of 2 x 512Kbytes. The amount of cache memory is important as the cache memory stores data from the most used memory locations of the hard drive. The CPU cache memory is the first place that the processor will check to see if the data that it needs is there before looking at the main memory cache and then the main memory. This CPU has DDR2 memory of 3072mb with a single channel. DDR2 requires lower power by running its internal clock at half the speed of the data bus clock speed. Requiring less power means that…...

Similar Documents

Cpu Analysis

...The CPU is a very important part of any computer. This part of the computer fetches the data, performs operations to the data and stores the data (the fetch execute cycle). The Workshop PC has an “AMD Athlon 64x2 4400+” processor these processors were first implemented into machines in 2005 meaning it has a possibility of being up to 6 years old. This processor has 2 cores meaning that the processor can receive 2 data strings at once rather than individually receiving them. Having a dual core processor is better than just a single core due to the fact that it can handle more data at once. But there are also newer quad core processors which would be much better than this processor. This processor has a core speed of 2294.4 MHZ this seems to be a reasonable speed for a processor to run at. It also has a multiplier of 11.5 having a multiplier of 11.5 means that there will be 11.5 cycles for every external clock cycle. The processor has a bus speed of 199.5MHz, the bus speed refers to how much data can travel across the bus at any one specific time. The speed of the bus can drastically affect the computers performance as the bus is essential for the transfer of data. The processor requires 1.350v of power to run it, this is relatively high compared to a lot of modern CPU’s that are available. The AMD Athlon has cache L1 data and L1 Inst of 2 x 64Kbytes and has L2 of 2 x 512Kbytes. The amount of cache memory is important as the cache memory stores data from the most used memory...

Words: 853 - Pages: 4

Cpu Block

...NT1110 Mon Night CPU Block Diagram cache cache Controller Controller ALU ALU ALU ALU Front side Bus Backside busbaba Backside Bus Controller * Controller manages the basic functions of the CPU, as well controlled communication between the motherboard and other functions of the CPU * Communication between the Controller and the ALU is the Internal bus 32 bit wide data bus * Communication between the cache and the ALU and the Controller is the backside bus * Cache uses SRAM static ram, it’s faster but more expensive and it holds memory without being refresh. * There are three types of Cache L1, L2, and L3. * L1 cache is on the processor chip. * L2 cache is inside the processor housing but not on the processor chip. * L3 cache is inside the processor housing but further away from the processor chip * ALU Logical Unit: After you enter data through the input device it is stored in the primary storage unit. The actual processing of the data and instruction are performed by Arithmetic Logical Unit. The major operations performed by the ALU are addition, subtraction, multiplication, division, logic and comparison. Data is transferred to ALU from storage unit when required. After processing the output is returned back to storage unit for further processing or getting stored * CONTROLLED UNIT Control Unit, which acts like the supervisor seeing that things are done in proper fashion. Control Unit is......

Words: 308 - Pages: 2

Cpu Storage

...The most common types of CPU’s on the market today are manufactured by Intel Advanced Micro Devices (AMD). Intel is the largest global supplier of microprocessors for the x86 architecture (PCs), and AMD is the second largest. AMD concentrates primarily on CPU’s, chipsets, and other microprocessors, but Intel delves into many other markets including networking technologies, motherboards, and much more. It is important to know some of the processors that each manufacturer develops so that you can different differentiate between the various types of PCs you can see in the field. The Pentium microprocessor is the CPU (central processing unit) for what are now possibly the widest-selling personal computers. Unlike previous CPUs that Intel made, the 486DX and Pentium chips included a floating-point unit (FPU) also know as a math coprocessor. Previous Intel CPUs did all their arithmetic using integers; programs that used floating-point numbers (non-integers like 2.5 or 3.14) needed to tell the chip how (for example) to divide them using integer arithmetic. The 486DX and Pentium chips have these instructions built into the chip, in their FPUs. This makes them much faster for intense numerical calculations, more complex, and more expensive. The problem for Intel is that all Pentiums manufactured until sometime this fall had errors in the on-chip FPU instructions for division. This caused the Pentium's FPU to incorrectly divide certain floating-point numbers. A mathematics professor by......

Words: 352 - Pages: 2

Cpu Scheduling

...CPU SCHEDULINGCPU scheduling in UNIX is designed to benefit interactive processes. Processes are given small CPU time slices by a priority algorithm that reduces to round-robin scheduling for CPU-bound jobs.The scheduler on UNIX system belongs to the general class of operating system schedulers known as round robin with multilevel feedback which means that the kernel allocates the CPU time to a process for small time slice, preempts a process that exceeds its time slice and feed it back into one of several priority queues. A process may need much iteration through the "feedback loop" before it finishes. When kernel does a context switch and restores the context of a process. The process resumes execution from the point where it had been suspended.Each process table entry contains a priority field. There is a process table for each process which contains a priority field for process scheduling. The priority of a process is lower if they have recently used the CPU and vice versa.The more CPU time a process accumulates, the lower (more positive) its priority becomes, and vice versa, so there is negative feedback in CPU scheduling and it is difficult for a single process to take all the CPU time. Process aging is employed to prevent starvation.Older UNIX systems used a 1-second quantum for the round- robin scheduling. 4.33SD reschedules processes every 0.1 second and recomputed priorities every second. The round-robin scheduling is accomplished by the -time-out mechanism, which...

Words: 2136 - Pages: 9

Cpu Analysis

...• CPU Organization • Speed • Advances in Processing Speed • Cache • ZIF • Heat • Real Life Problems • A+ Expectations This video clip explains everything you need to know about the CPU and troubleshooting heat problems. Also included is a review of what knowledge is expected to pass the A+ Exam. VIDEO 1.05 TERMS AND DEFINITIONS CPU ORGANIZATION • Two major CPUS 1. Intel 2. AMD • System Bus • Frontside Bus • Controller • ALU • Internal Bus • Cache • Backside Bus SPEED • Processor 1. Usually measured in GHz • System Bus 1. Usually measured in MHz • Multiplier 1. Ratio between processor and system bus 2. System bus speed x multiplier = processor speed Advances in Processing Speed • Multiprocessing 1. The ability to perform multiple functions simultaneously. • Multiple Processors • Dual Core Processors CACHE • SRAM 1. Static RAM 2. Faster, but more expensive 3. Holds memory without being “refreshed” • DRAM 1. Dynamic RAM 2. Memory must be “refreshed” • L1 Cache 1. On the processor chip • L2 Cache 2. Inside the processor housing 3. Not on the processor chip • L3 Cache 1. Inside the processor housing 2. Further away from the processor chip SOCKETS • LGA 775 1. Intel Pentium 4 and Celron • Socket 754 1. AMD- Athlon, Sempron, Opteron ZIF • Zero Insertion Force 1. Lever used to gently lock CPU into socket without damaging it. HEAT • Optimal Temperature 1. 90-110 F 2. 32-43 C • Check system temperature in CMOS • Thermal...

Words: 398 - Pages: 2

Cpu Transistor Count in a Nutshell

...Since the 1960’s CPU transistor sizes have been steadily shrinking over time. Since the 1960’s the number of transistors on a Central Processing Unit have steadily increased from 2,300 on Intel’s first microprocessor the 4004, to more than 5 billion on Intel’s 62-Core Xeon Phi, released in 2012. Moore’s Law According to Moore’s Law, the number of transistors on an integrated circuit doubles every 18-24 months. Although Moore’s Law isn’t a law of the physical sciences, it is an observation by Gordon Moore made in the 1960’s. Transistor count is the most used method of measure for the complexity of integrated circuits. Intel’s Quad-Core Itanium Tukwila released in 2010 had 2 billion transistors on it’s die. As impressive as this is, Moore’s Law cannot continue indefinitely without modification. The reason for this is the laws of physics, that as the size of transistors shrinks and the number of transistors on a CPU die increases, transistors will eventually reach the limits of atomic sizes. At this size, silicon becomes unsuitable as a material to build integrated circuits out of, due to quantum tunneling and other factors. CPU die sizes will either have to get larger to fit more transistors (abet smaller transistors) and or increase the number of layers for each die. Moore’s Law is a model of exponential growth, and as such exponential growth is the fastest model of growth. Whether 100 billion or even 1 trillion transistors may fit on a single chip in the future,......

Words: 318 - Pages: 2

Cpu and Memory Installation

...Cpu And Memory Installation When installing the memory into the proper DIMM(dual inline memory module) slots you must make sure you have the right replacement specifications for your motherboard.You want to also remember the reason for installing memory is for more RAM(random access memory).Each motherboard requires a certain amount of memory and it wouldn’t be beneficial to add more than what is needed.However,the more memory you have installed, the faster the system.DIMMs can have chips on one side or on both sides and most address memory 64 bits a time. When you go to buy a DIMM, an ID that identifies the date the chip was manufactured will be stamped on it.Look for dates that are relatively close together and less than a year old. Try buying memory from a reliable source. “When setting up dual channeling, know that the pair of DIMMs in a channel must be equally matched in size, speed, and features, and it is recommended they come from the same manufacturer” (Andrews). If you happen to install memories with different speeds, the motherboard will run at the lesser of the two. “For a triple-channel installation, three DIMM slots must be populated with three matching DDR3 DIMMs” (Andrews).Most motherboards now are setup to allow dual channeling. Make sure to look at the motherboard documentation before installing. Most of the time the memory slots will be color coded for dual channeling. Dual channeling readies the DIMMs to receive 128 bits of information...

Words: 957 - Pages: 4

Cpu Scheduling

... Operating System Concepts – 8th Edition 5.17 Silberschatz, Galvin and Gagne ©2009 Example of Shortest-remaining-time-first  Now we add the concepts of varying arrival times and preemption to the analysis ProcessA P1 P2 P3 P4 arri Arrival TimeT 0 1 2 3 Burst Time 8 4 9 5  Preemptive SJF Gantt Chart P1 P2 P4 P1 P3 0  1 5 10 17 26 Average waiting time = [(10-1)+(1-1)+(17-2)+5-3)]/4 = 26/4 = 6.5 msec Operating System Concepts – 8th Edition 5.18 Silberschatz, Galvin and Gagne ©2009 Priority Scheduling   A priority number (integer) is associated with each process The CPU is allocated to the process with the highest priority (smallest integer ≡ highest priority)   Preemptive Nonpreemptive    SJF is priority scheduling where priority is the inverse of predicted next CPU burst time Problem ≡ Starvation – low priority processes may never execute Solution ≡ Aging – as time progresses increase the priority of the process Operating System Concepts – 8th Edition 5.19 Silberschatz, Galvin and Gagne ©2009 Example of Priority Scheduling ProcessA P1 P2 P3 P4 P5  arri Burst TimeT 10 1 2 1 5 Priority 3 1 4 5 2 Priority scheduling Gantt Chart P2 P5 P1 P3 P4 0  1 6 16 18 19 Average waiting time = 8.2 msec Operating System Concepts – 8th Edition 5.20 Silberschatz, Galvin and Gagne ©2009 Round Robin (RR)     Each process gets a small......

Words: 3375 - Pages: 14

Cpu- Central Processing Unit

...| CPUCentral Processing Unit | | | | NT1110- | | This video was about the components and functions that take place in the CPU. The video creates a visual of more or less where the components are, how they connect and what’s happening inside the CPU. The Information in this video was very specific and explained all the different elements of a CPU very well. I learned that there are a lot of things happening all simultaneously in the CPU. I also learned about the different components, their functions and placements of them inside. What I thought to be a little confusing was the details about Cache. All the different locations of the cache and different kinds of cache are too similar but I’m sure over time with more experience and hands on activities I will get more familiar with it. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | CPUCentral Processing Unit | | | | NT1110- | | This video was about the components and functions that take place in the CPU. The video creates a visual of more or less where the components are, how they connect and what’s happening inside the CPU. The Information in this video was very specific and explained all the different elements of a CPU very well. I learned that there are a lot of things happening all simultaneously in the...

Words: 567 - Pages: 3

Business Analysi

...ETEC 522 The Business of eLearning The Phoenix Effect An Environmental Analysis of Apple Inc. Jeff Miller, Alan Doree, David Vogt, Bruce Stewart Jerry BleeckeR MET Program University of British Columbia October 22, 2004 Introduction – “As Bad as it Gets” The year was 1985. Apple Inc., the industry leader in the personal computer industry was bleeding money and floundering in a market it had once dominated. Shares in Apple were trading at an all time low of $7. The company had just announced its first layoff in history and1200 employees were being let go (Goodell, 1996). To make matters worse, Steve Jobs, Apple’s visionary leader had just lost control of the company to John Scully, the former CEO of Pepsi Cola, in a boardroom show down. Jobs was too erratic, it was claimed, and Apple required more steady leadership. Eleven years and two CEO’s later, Apple had still not recovered and teetered on the brink of extinction. It had lost was more than half its market share, and the company now only commanded only 16.5% of sales (Whelan, 98). In addition, it had just posted a $708 million fourth quarter loss and announced a reduction of one-third of its workforce for the second quarter (Goodell, 1996). A shadow of its former self, Apple needed a miracle. It needed a strategic vision and new direction. Ironically, this...

Words: 3798 - Pages: 16

Job Analysi

... organizations that they may be experiencing. These types of problems in organizations can range from employee turnover, employee theft, and employee attitude in the work environment. Researchers can get access to data by looking in major publications or journals produced by associations, and private entities, or by attending annual conferences. Industrial/Organizational psychologists can use different research methods that would include the basic methods, procedures, techniques, and tools used to conduct important research. These basic techniques of scientific method are inductive and deductive reasoning, development of research questions, hypothesis creation, design and implementation of studies, and the nature and definition of constructs form the basis the general areas of Industrial/Organizational psychology (Spector, 2012). Industrial/Organizational psychologists also use many different statistical techniques to analyze the data that important research produces. When looking at Descriptive statistics which is a term given to the analysis of data which help describe, show or summarize data in a meaningful way such that patterns might emerge from the data gathered. Though Descriptive statistics do not allow us to make any conclusions beyond that data that was analyzed or reach any type of conclusion regarding the hypotheses that might have been made. We use descriptive statistics to explain what is happening with the data. With inferential statistics, they would be...

Words: 2421 - Pages: 10

Cpu Tech

...Chapter 6 | Question 1 | | 1 / 1 point | A loop controlled by the user is a type of ____ loop. Question options: | indefinite | | definite | | counter-controlled | | incrementing | Question 2 | | 1 / 1 point | You use a unary minus sign preceding a value to make the value ____. Question options: | negative | | positive | | valid | | constant | Question 3 | | 1 / 1 point | Before entering a loop, the first input, or ____, is retrieved. Question options: | empty body | | posttest loop | | loop body | | priming read | Question 4 | | 0 / 1 point | Which is an infinite loop? Question options: | loopCount = 5; while(loopCount > 3); { System.out.println("Hello"); loopCount = loopCount - 1; } | | loopCount = 1; while(loopCount < 3); { System.out.println("Hello"); } | | loopCount = 4; while(loopCount < 3); { System.out.println("Hello"); loopCount = loopCount + 1; } | | loopCount = 1; while(loopCount < 3); { System.out.println("Hello"); loopCount = loopCount + 1; } | Question 5 | | 1 / 1 point | Use a(n) ____ loop to execute a body of statements continually as long as the Boolean expression that controls entry into the loop continues to be true. Question options: | empty | | while | | definite | | control | Question 6 | | 1 / 1 point | Making a comparison to 0 is slower than making a comparison to any other value. Question options: | True | | False...

Words: 873 - Pages: 4

Cpu Scheduling Algorithms Simulation

... just to the efforts we put in but also to the aspiring guidance, invaluably constructive criticism and the holistic training provided to us by our project mentor, Mr. Mrinmoy Sen. It is our radiant sentiment to place on record our best regards and deepest thankfulness for allowing us the opportunity to work with him and gain from his knowledge. It would also be of great pleasure to us to thank the other teachers and instructors of our department whose valuable suggestions have benefited us and made our project richer. Project Members: Ananya Das Anshuman Mahanty Sayani Banerjee TABLE OF CONTENTS LITERATURE SURVEY……………………………………….…. .………..………1 REVIEW OF DESIGN……………………………….…………...…………………..10 IMPLEMENTATION OVERVIEW………………………………………………….13 IMPLEMENTATION OF EXISTING ALGORITHMS……………………………..17 OBJECTIVE AND PLANNING FOR NEXT SEMESTER…………………….........26 ANALYSIS OF THE WORK…………………………………………………….......29 REFERENCES/BIBLIOGRAPHY…………………………………………………….32 PROBLEM DISCUSSION 1. Existing System The understanding of the working of CPU scheduling algorithms is still done largely with the help of manual systems. In the past, most jobs were run as batch jobs, and it didn't matter very much how quickly they ran. Often, how much the CPU cost you depended upon what priority you put on the job -- if your job got better service, you paid more. CPU scheduling is more of an art than a science. It is the process by which an Operating System decides which programs get to use...

Words: 6989 - Pages: 28

Cpu Soft

...An Introduction to Carbohydrates Monosaccharides Vary in Structure § Monosaccharide monomers are simple sugars that structurally vary in four primary ways: • Location of the carbonyl group • – – Aldose: found at the end of the monosaccharide Ketose: found in the middle of the monosaccharide Number of carbon atoms present – Triose: three Pentose: five Hexose: six Spatial arrangement of their atoms • – Different arrangement of the hydroxyl groups Linear and alternative ring forms • – Sugars tend to form ring structures in aqueous solutions Thus each Each monosaccharide has a unique structure and function The Structure of Polysaccharides § Polysaccharides, or complex carbohydrates, are polymers of monosaccharide monomers § The simplest polysaccharides are disaccharides § – – Comprised of two monosaccharide monomers The monomers can be identical or different Simple sugars polymerize when – A condensation reaction occurs – – Between two hydroxyl groups Resulting in a covalent bond called a glycosidic linkage Glycosidic Linkages § The glycosidic linkages can form – – § Between any two hydroxyl group The location and geometry of these bonds vary widely among polysaccharides α-1,4-glycosidic linkage and β-1,4- glycosidic linkage – Both linkages are between the C-1 and C-4 carbons Their geometry is different § – – α and β refer to the contrasting orientations...

Words: 960 - Pages: 4

Case Analysi

...REVISED: 11/05/10 O NL IN E SI MU LA TIO N F OR EG R OU ND R E A D IN G Finance: Capital Budgeting Company and Industry Overview  The New Heritage Doll Company, based in Sacramento, California, was a privately held company  with  450  employees  and  approximately  $245  million  in  fiscal  2009  revenues.  This  represented  approximately  8%  of  the  $3.1  billion  U.S.  doll  industry,  which  was  projected  to  grow  by  2%  annually  to  $3.4  billion  in  retail  sales  by  2013.   In  turn,  the  doll  industry  represented  a  7.4%  share  of  the  total  $42  billion  U.S. market for toys and games, which was dominated by global enterprises that enjoyed economies of scale in design, production, and distribution. Revenues were highly seasonal; the largest selling season in the United States coincided with the winter holiday period.  The doll category included large, soft, and mini dolls, as well as doll clothes and other accessories.   The phenomenon of “age compression”—the tendency of younger children to prefer dolls that had traditionally been designed for older girls—reduced growth in the “baby-doll” sub-segment. Competition among doll producers was vigorous, as a small number of large producers targeted similar demographics and marketed their dolls through the same media. Lasting franchise value for a branded line of dolls was rare; the enormous success of Barbie® dolls was an obvious exception. More recently and on a much smaller scale...

Words: 2246 - Pages: 9